







Hardware for machine Learning

Hazoor Ahmad

Myself

- The Overview is given at Slide 6
- This is a test page!
- This is a test page!
- This is a test page!
- This is a test page!
- This is a test page!
- This is a test page!

Overview




Introduction

- This is a test page!
- This is a test page!
- This is a test page!
- This is a test page!
- This is a test page!
- This is a test page!

Explanation of a Code Segment from 2D Convolution using Vivado HLS

```
// Shift window left
for (int y2 = 0; y2 < K; y2++)
  for (int x2 = 0; x2 < K - 1; x2++)
    window[y2][x2] = window[y2][x2 + 1];
```



Overview

Activity	Time	F18	S19	F19	S20	F20	S21
Literature Review and Study		✓					
Analysis and Design of Techniques			✓				
FPGA Implementation				✓			
Final Results & Optimization					✓		
Thesis Writing & Publication						✓	
External Review & Final Defense							✓

Thank You!